Communities

Writing
Writing
Codidact Meta
Codidact Meta
The Great Outdoors
The Great Outdoors
Photography & Video
Photography & Video
Scientific Speculation
Scientific Speculation
Cooking
Cooking
Electrical Engineering
Electrical Engineering
Judaism
Judaism
Languages & Linguistics
Languages & Linguistics
Software Development
Software Development
Mathematics
Mathematics
Christianity
Christianity
Code Golf
Code Golf
Music
Music
Physics
Physics
Linux Systems
Linux Systems
Power Users
Power Users
Tabletop RPGs
Tabletop RPGs
Community Proposals
Community Proposals
tag:snake search within a tag
answers:0 unanswered questions
user:xxxx search by author id
score:0.5 posts with 0.5+ score
"snake oil" exact phrase
votes:4 posts with 4+ votes
created:<1w created < 1 week ago
post_type:xxxx type of post
Search help
Notifications
Mark all as read See all your notifications »
Q&A

Posts tagged pcb-layout

This tag doesn't have any usage information yet.

This tag doesn't have a detailed wiki yet.

33%
+0 −2
Q&A Implementing local ground theory on PCB power distribution [closed]

I've tryed to implement a local ground concept told by Olin Latrop here : He have told: (What I've perceived)You should not connect every gnd point instantly to gnd plane, since it can inject HF ...

0 answers  ·  posted 1mo ago by mohammadsdtmnd‭  ·  closed 1mo ago by Olin Lathrop‭

60%
+1 −0
Q&A Noise from oscillator on top layer to clock on bottom layer with VCC & GND layers between

What effect does an oscillator potentially have on a SPI clk signal if the oscillator is on the top layer, with GND and VCC layer in between on a four layer board. I know running it on the same lay...

2 answers  ·  posted 4mo ago by Hawk2020‭  ·  last activity 4mo ago by Nick Alexeev‭

71%
+3 −0
Q&A SDR SDRAM PCB Timing Budget

I am working on routing a microprocessor to two identical single data rate (SDR) SDRAM chips that are PC166 compliant, particularly Alliance AS4C16M16SB-6TIN. The 16 bit SDRAM chips are combined t...

1 answer  ·  posted 10mo ago by DavidE‭  ·  edited 8mo ago by Lorenzo Donati‭

75%
+4 −0
Q&A High Speed Digital Communication Bus Probing

For high-speed digital communication busses, what attributes do you generally advise to add to a PCB to help with validating the communication bus as well as troubleshooting the design? In particu...

1 answer  ·  posted 10mo ago by DavidE‭  ·  last activity 10mo ago by Olin Lathrop‭

66%
+2 −0
Q&A Using arc trace routing instead of 45 degree trace routing

Most modern CAD software for PCB design offers arc trace routing or a form of conversion between 45/90 degree angel trace routing and arc trace routing. Despite this, the overwhelming majority of c...

3 answers  ·  posted 1y ago by Mu3‭  ·  last activity 12mo ago by Lundin‭

Question PCB pcb-layout
71%
+3 −0
Q&A What is a good PCB-layout?

I am an electrical engineering student and I just finished designing an ECG-amplifier circuit. Here is the schematic: - It is fairly simple. Initially, there is a 1st order highpass filter. Then...

1 answer  ·  posted 12mo ago by Carl‭  ·  last activity 12mo ago by Olin Lathrop‭

Question PCB pcb-layout ECG
66%
+4 −1
Q&A PCB ground planes with isolated voltage

I have designed a PCB that I need to work in which a microcontroller drives a 24 V brushed motor. The input power to the board is 24 V, this is then lowered to 5 V by a step down converter, and thi...

3 answers  ·  posted 2y ago by Alinik‭  ·  last activity 2y ago by KalleMP‭

80%
+6 −0
Q&A Standardized schematic/layout file formats for PCB CAD tools?

As we know there exists numerous different kinds of PCB CAD software. The big ones seem to be Eagle, KiCAD, Altium, OrCAD, Solidworks, DesignSpark and probably a few more. When it comes to mechani...

1 answer  ·  posted 2y ago by Lundin‭  ·  last activity 2y ago by Olin Lathrop‭

77%
+5 −0
Q&A PCB Copper Layer Spacing & Voltage Rating

One standard used for spacing conductors based on voltage is the IPC-2221. This standard differentiates spacing requirements for inner and outer conductors. Does the IPC minimum separation betwee...

1 answer  ·  posted 2y ago by DavidE‭  ·  edited 2y ago by Lundin‭

75%
+4 −0
Q&A Via on pad: acceptable or not?

I am designing a PCB with somewhat limited space. To save space, I am placing some vias on component pads. However, I am not sure if this is a good practice in PCB design. As far as I understand, t...

1 answer  ·  posted 2y ago by Mu3‭  ·  last activity 2y ago by Olin Lathrop‭

Question pcb-layout
75%
+4 −0
Q&A Thermal relief for through-hole on multi-layer PCB

When using through-hole ("THR") connectors on a multi-layer PCB, I frequently notice problems with the ground pins, when these are connected to the ground plane(s) through various "thermal relief" ...

1 answer  ·  posted 2y ago by Lundin‭  ·  edited 2y ago by Nick Alexeev‭