Post History

60%

+1 −0

Q&A what should the output be for this use case of the CD4047 chip?

Possibly it is damaged. Be ESD aware and do not power up with any voltage on any pins > 0.5V (Latchup failure) If raising p9 (reset) does not lower Q to logic "0"=<20% Vdd) replace the ...

posted 1y ago by TonyStewart‭ · edited 1y ago by TonyStewart‭

Answer

#2: Post edited by

TonyStewart‭ · 2023-05-29T12:13:59Z (over 1 year ago)

Copy Link

Raw

Markdown

~~Possible it is damaged. Be ESD aware and do not power up with any voltage on any pins > 0.5V (Latchup failure)~~
~~If raising p9 (reset) does not lower Q to logic "0"=<20% Vdd) replace the IC. Be more careful next time for handling failures of ESD etc.~~
![Image alt text](https://electrical.codidact.com/uploads/9xk340p97778tpay7pa6uq9bswjx)
This is the most direct way to test / reset the output.

Possibly it is damaged. Be ESD aware and do not power up with any voltage on any pins > 0.5V (Latchup failure)
If raising p9 (reset) does not lower Q to logic "0"=<20% Vdd) replace the IC.
No sweat, be more careful next time for handling failures of ESD etc. Most new IC failures are handling issues or over voltage on power-up which causes excess junction heat from shoot-thru Pch to Nch both ON at the same time.
![Image alt text](https://electrical.codidact.com/uploads/9xk340p97778tpay7pa6uq9bswjx)
This is the most direct way to test / reset the output.

#1: Initial revision by

TonyStewart‭ · 2023-05-29T12:09:44Z (over 1 year ago)

Copy Link

Raw

Markdown

Possible it is damaged. Be ESD aware and do not power up with any voltage on any pins > 0.5V  (Latchup failure)

If raising  p9 (reset) does not lower Q to logic "0"=<20% Vdd)    replace the IC. Be more careful next time for handling failures of ESD etc.

![Image alt text](https://electrical.codidact.com/uploads/9xk340p97778tpay7pa6uq9bswjx)

This is the most direct way to test / reset the output.

Communities

Post History