Communities

Writing
Writing
Codidact Meta
Codidact Meta
The Great Outdoors
The Great Outdoors
Photography & Video
Photography & Video
Scientific Speculation
Scientific Speculation
Cooking
Cooking
Electrical Engineering
Electrical Engineering
Judaism
Judaism
Languages & Linguistics
Languages & Linguistics
Software Development
Software Development
Mathematics
Mathematics
Christianity
Christianity
Code Golf
Code Golf
Music
Music
Physics
Physics
Linux Systems
Linux Systems
Power Users
Power Users
Tabletop RPGs
Tabletop RPGs
Community Proposals
Community Proposals
tag:snake search within a tag
answers:0 unanswered questions
user:xxxx search by author id
score:0.5 posts with 0.5+ score
"snake oil" exact phrase
votes:4 posts with 4+ votes
created:<1w created < 1 week ago
post_type:xxxx type of post
Search help
Notifications
Mark all as read See all your notifications »
Q&A

Post History

66%
+2 −0
Q&A What fabrication process is being used for jellybean parts

I want to know why the top-of-the-line CPUs and GPUs from Intel, NVIDIA, and AMD are all bragging about the fabrication process (7nm and 5nm) and trying to be consistently smaller. It's marketing ...

posted 1y ago by Olin Lathrop‭

Answer
#1: Initial revision by user avatar Olin Lathrop‭ · 2023-12-01T14:29:49Z (about 1 year ago)
<blockquote>I want to know why the top-of-the-line CPUs and GPUs from Intel, NVIDIA, and AMD are all bragging about the fabrication process (7nm and 5nm) and trying to be consistently smaller.</blockquote>

It's marketing hype intended to make them look more high tech than the other guy.  There is little reason the end user should care about the minimum feature size of the process.

There are reasons for making the features smaller.  Smaller features means more transistors fit in the same area.  That means the same chip is smaller, uses less of the wafer, and has a smaller chance of hitting a defect in this wafer.  Smaller features can also allow lower power dissipation.

There are also drawbacks to smaller transistors.  The difference between the on-state and off-state gets smaller.  That together with decreased voltage bumps into limits of high on-state resistance slowing edges, and low off-state resistance causing leakage.  The leakage of a single transistor is tiny, but with literally millions of them on a chip, it adds up.  That leakage times the power supply voltage is power that is always dissipated.  Now consider that cramming more transistors that leak more into the same area increases the power density.  Pretty soon you approach power densities of common soldering iron tips.  No, seriously.

Again, though, none of this matters to the end consumer.  They should only care about specs like speed, power requirements, cooling requirements, and price.  What technobabble was used under the hood to achieve them is mostly irrelevant.