Communities

Writing
Writing
Codidact Meta
Codidact Meta
The Great Outdoors
The Great Outdoors
Photography & Video
Photography & Video
Scientific Speculation
Scientific Speculation
Cooking
Cooking
Electrical Engineering
Electrical Engineering
Judaism
Judaism
Languages & Linguistics
Languages & Linguistics
Software Development
Software Development
Mathematics
Mathematics
Christianity
Christianity
Code Golf
Code Golf
Music
Music
Physics
Physics
Linux Systems
Linux Systems
Power Users
Power Users
Tabletop RPGs
Tabletop RPGs
Community Proposals
Community Proposals
tag:snake search within a tag
answers:0 unanswered questions
user:xxxx search by author id
score:0.5 posts with 0.5+ score
"snake oil" exact phrase
votes:4 posts with 4+ votes
created:<1w created < 1 week ago
post_type:xxxx type of post
Search help
Notifications
Mark all as read See all your notifications »
Q&A

Post History

66%
+2 −0
Q&A Altium IPC Footprint Options: Which One Should I Choose for Best DFA and Assembly Yield?

You didn't say what the specs for the various options are, so unless someone has Altium (which I don't) they can't really answer your question. Personally, I always make my own footprints. Vettin...

posted 5mo ago by Olin Lathrop‭  ·  edited 5mo ago by Olin Lathrop‭

Answer
#2: Post edited by user avatar Olin Lathrop‭ · 2026-04-28T12:33:00Z (5 months ago)
  • You didn't say what the specs for the various options are, so unless someone has Altium (which I don't) they can't really answer your question.
  • Personally, I always make my own footprints. Vetting someone else's footprint to my own standards and preferences wouldn't save any time.
  • There are different footprints for the same part because there are different standards and criteria that can be applied for each design. These issues include: <ul>
  • <li>Min trace/space width design rules. If you are using rather wide spacing, then pads under tight parts may need to be made smaller sideways, possibly just to the width of the pin.
  • <li>Overall board density. If you're designing a cell phone, then you want to cram everything as close as possible. That might mean making each pad only big enough for the pin.
  • <li>Prototyping and debugging. If a board has room and is for debugging, you might want to add an extra 20 mil or so outward from each pin. That makes it easier to hold a scope probe to or temporarily solder a wire to.
  • <li>Surface tension balancing. This is important for asymmetrical SMD parts. For example, if you add extra area for heat dissipation to the tab of a TO-220 package, you have to think carefully about how that will pull the part when the solder is liquid, and design the remaining pads accordingly.
  • <li>Will you try to route traces between adjacent pins?
  • <li>Current-carrying ability.
  • </ul>
  • These criteria vary from design to design, so this is no one right answer. As always, you need to <i>understand</i> the reasons for the various options. When you do, you can design your own solution as needed.
  • You didn't say what the specs for the various options are, so unless someone has Altium (which I don't) they can't really answer your question.
  • Personally, I always make my own footprints. Vetting someone else's footprint to my own standards and preferences wouldn't save any time.
  • There are different footprints for the same part because there are different standards and criteria that can be applied for each design. These issues include: <ul>
  • <li>Min trace/space width design rules. If you are using rather wide spacing, then pads under tight parts may need to be made smaller sideways, possibly just to the width of the pin.
  • <li>Overall board density. If you're designing a cell phone, then you want to cram everything as close as possible. That might mean making each pad only big enough for the pin.
  • <li>Prototyping and debugging. If a board has room and is for debugging, you might want to add an extra 20 mil or so outward from each pin. That makes it easier to hold a scope probe to or temporarily solder a wire to.
  • <li>Surface tension balancing. This is important for asymmetrical SMD parts. For example, if you add extra area for heat dissipation to the tab of a TO-220 package, you have to think carefully about how that will pull the part when the solder is liquid, and design the remaining pads accordingly.
  • <li>Will you try to route traces between adjacent pins?
  • <li>Current-carrying ability.
  • </ul>
  • These criteria vary from design to design, so there is no one right answer. As always, you need to <i>understand</i> the reasons for the various options. When you do, you can design your own solution as needed.
#1: Initial revision by user avatar Olin Lathrop‭ · 2026-04-27T19:04:54Z (5 months ago)
You didn't say what the specs for the various options are, so unless someone has Altium (which I don't) they can't really answer your question.

Personally, I always make my own footprints.  Vetting someone else's footprint to my own standards and preferences wouldn't save any time.

There are different footprints for the same part because there are different standards and criteria that can be applied for each design.  These issues include: <ul>

<li>Min trace/space width design rules.  If you are using rather wide spacing, then pads under tight parts may need to be made smaller sideways, possibly just to the width of the pin.

<li>Overall board density.  If you're designing a cell phone, then you want to cram everything as close as possible.  That might mean making each pad only big enough for the pin.

<li>Prototyping and debugging.  If a board has room and is for debugging, you might want to add an extra 20 mil or so outward from each pin.  That makes it easier to hold a scope probe to or temporarily solder a wire to.

<li>Surface tension balancing.  This is important for asymmetrical SMD parts.  For example, if you add extra area for heat dissipation to the tab of a TO-220 package, you have to think carefully about how that will pull the part when the solder is liquid, and design the remaining pads accordingly.

<li>Will you try to route traces between adjacent pins?

<li>Current-carrying ability.

</ul>

These criteria vary from design to design, so this is no one right answer.  As always, you need to <i>understand</i> the reasons for the various options.  When you do, you can design your own solution as needed.