Communities

Writing
Writing
Codidact Meta
Codidact Meta
The Great Outdoors
The Great Outdoors
Photography & Video
Photography & Video
Scientific Speculation
Scientific Speculation
Cooking
Cooking
Electrical Engineering
Electrical Engineering
Judaism
Judaism
Languages & Linguistics
Languages & Linguistics
Software Development
Software Development
Mathematics
Mathematics
Christianity
Christianity
Code Golf
Code Golf
Music
Music
Physics
Physics
Linux Systems
Linux Systems
Power Users
Power Users
Tabletop RPGs
Tabletop RPGs
Community Proposals
Community Proposals
tag:snake search within a tag
answers:0 unanswered questions
user:xxxx search by author id
score:0.5 posts with 0.5+ score
"snake oil" exact phrase
votes:4 posts with 4+ votes
created:<1w created < 1 week ago
post_type:xxxx type of post
Search help
Notifications
Mark all as read See all your notifications »
Q&A

Comments on Battery circuit

Post

Battery circuit

+3
−0

The below schematic is taken from this TI reference design. May I know is there any reason for using 2 MOSFETs here.

Image_alt_text

Hi this link contains the application of the product.This is a Wireless PIR Motion Detector.Here is the design guide.

History
Why does this post require attention from curators or moderators?
You might want to add some details to your flag.
Why should this post be closed?

3 comment threads

Context needed (3 comments)
Updated the question.All links are working now (1 comment)
Hi this link contains the application of the product.This is a Wireless PIR Motion Detector.Here is t... (2 comments)
Context needed
Lundin‭ wrote 4 days ago

The purpose is reverse polarity protection, but without context I can't say why they need 2 of them. Maybe some standard requiring redundancy. Or maybe the mechanics means that the gates aren't necessarily directly connected to each other in case a battery cell is put in reverse.

Adam Lawrence‭ wrote 2 days ago

The reference documentation mentions a single MOSFET:

"Immediately following the battery is a low RDS_ON P-channel MOSFET and a bulk capacitor. The P-channel MOSFET prevents damage to the hardware if the coin cell battery is inserted backwards while minimizing the forward voltage drop in normal operation."

I feel that the extra MOSFET was an addition after some testing and measurement of early samples. The schematic shows that it's revision E1 for the initial release, so there were possibly four prior revisions before the board was RTM. I wonder if they found some corner case that necessitated the extra MOSFET and didn't update the design guide - maybe excessive leakage with the coin cell reversed, or the Rds_on was too low for the amount of caps on the rail and doubling-up the MOSFET was easier than sourcing a new part with higher Rds_on?

Lundin‭ wrote 1 day ago

Coin cell batteries have pretty high ESR to begin with (much higher than the MOSFET Rds(on)) so I don't think they are even capable of creating a big inrush current when charging up the caps?