Communities

Writing
Writing
Codidact Meta
Codidact Meta
The Great Outdoors
The Great Outdoors
Photography & Video
Photography & Video
Scientific Speculation
Scientific Speculation
Cooking
Cooking
Electrical Engineering
Electrical Engineering
Judaism
Judaism
Languages & Linguistics
Languages & Linguistics
Software Development
Software Development
Mathematics
Mathematics
Christianity
Christianity
Code Golf
Code Golf
Music
Music
Physics
Physics
Linux Systems
Linux Systems
Power Users
Power Users
Tabletop RPGs
Tabletop RPGs
Community Proposals
Community Proposals
tag:snake search within a tag
answers:0 unanswered questions
user:xxxx search by author id
score:0.5 posts with 0.5+ score
"snake oil" exact phrase
votes:4 posts with 4+ votes
created:<1w created < 1 week ago
post_type:xxxx type of post
Search help
Notifications
Mark all as read See all your notifications »
Q&A

Post History

80%
+6 −0
Q&A Ground pour on outer layers on 4-layer PCB

I'm designing a board that contains a cortex-M4 mcu working at 120MHz, and an ethernet bus with a wiznet chip that communicates with SPI. The ethernet chip gives me a phy output that goes directly...

2 answers  ·  posted 1y ago by DeadMouse‭  ·  edited 1y ago by Lorenzo Donati‭

Question PCB grounding
#7: Post edited by user avatar Lorenzo Donati‭ · 2023-08-12T15:28:06Z (over 1 year ago)
Retagged.
#6: Post edited by user avatar DeadMouse‭ · 2023-06-29T18:20:25Z (over 1 year ago)
  • I'm designing a board that contains a cortex-M4 mcu working at 120MHz, and an ethernet bus with a wiznet chip that communicates with SPI.
  • The ethernet chip gives me a phy output that goes directly to a connector with internal magnetics.
  • All circuits are powered by a DC to DC buck converter.
  • The final product is a 4-layer board.
  • The stackup is:
  • Signals
  • Ground
  • Power
  • Signals
  • The board is one sided (every component is placed at the top layer).
  • All the traces are nicely routed on top with about 10 percent of them are at the bottom.
  • The inner ground layer is consistent across the whole board and it is not interrupted anywhere.
  • Every trace or pad that needs ground goes through a via to this layer.
  • The same happens with the power planes.
  • This is to minimise impedance.
  • The size of the board is 130mmx90mm.
  • The final step is whether I need to fill the empty space of the rest of the board (top and bottom) with coper ground pour (that will stitched to ground) or not.
  • I read that it is usually not needed in multilayer boards. However it is mostly useful to help manufacturers as it reduces etching time, less chemical waste, easier to manufacture etc.
  • Also, it reduces the twisting which is more useful in large PCBs although I'm not sure if my board is considered large. probably not.
  • Personally I'd like to leave it as it is without any ground pour on the outer layers but I'm concerned about manufacturability.
  • On the other hand if I try to fill the board will ground pour I'll have to stich it with vias that will probably need careful consideration on the placement.
  • What do we do in those cases?
  • Would it be better to have some lands of copper that is stitched well to the ground but not connected to any components pads?
  • Regarding the grounding of the bypass capacitors:
  • I'm posting a screenshot of how these capacitors are connected to the ground plane.
  • ![Image 1](https://electrical.codidact.com/uploads/0qda71hkijfab7dp1yo84dkm0zgy)
  • ![Image 2](https://electrical.codidact.com/uploads/zz0u4nlg2l5qmsmtne7odgmp3sfr) ![Image 3](https://electrical.codidact.com/uploads/g7fdhuulywv0sksednm4bbhkbg3w)
  • ![Image 4](https://electrical.codidact.com/uploads/7zk0cd3fcdyiz5gut5ylrtqdshet)
  • I'm designing a board that contains a cortex-M4 mcu working at 120MHz, and an ethernet bus with a wiznet chip that communicates with SPI.
  • The ethernet chip gives me a phy output that goes directly to a connector with internal magnetics.
  • All circuits are powered by a DC to DC buck converter.
  • The final product is a 4-layer board.
  • The stackup is:
  • Signals
  • Ground
  • Power
  • Signals
  • The board is one sided (every component is placed at the top layer).
  • All the traces are nicely routed on top with about 10 percent of them are at the bottom.
  • The inner ground layer is consistent across the whole board and it is not interrupted anywhere.
  • Every trace or pad that needs ground goes through a via to this layer.
  • The same happens with the power planes.
  • This is to minimise impedance.
  • The size of the board is 130mmx90mm.
  • The final step is whether I need to fill the empty space of the rest of the board (top and bottom) with coper ground pour (that will stitched to ground) or not.
  • I read that it is usually not needed in multilayer boards. However it is mostly useful to help manufacturers as it reduces etching time, less chemical waste, easier to manufacture etc.
  • Also, it reduces the twisting which is more useful in large PCBs although I'm not sure if my board is considered large. probably not.
  • Personally I'd like to leave it as it is without any ground pour on the outer layers but I'm concerned about manufacturability.
  • On the other hand if I try to fill the board will ground pour I'll have to stich it with vias that will probably need careful consideration on the placement.
  • What do we do in those cases?
  • Would it be better to have some lands of copper that is stitched well to the ground but not connected to any components pads?
  • Regarding the grounding of the bypass capacitors:
  • I'm posting a screenshot of how these capacitors are connected to the ground plane.
  • ![Image](https://electrical.codidact.com/uploads/m5dp3ox5y785vi7m0otzstozswug)
#5: Post edited by user avatar DeadMouse‭ · 2023-06-29T18:15:13Z (over 1 year ago)
  • I'm designing a board that contains a cortex-M4 mcu working at 120MHz, and an ethernet bus with a wiznet chip that communicates with SPI.
  • The ethernet chip gives me a phy output that goes directly to a connector with internal magnetics.
  • All circuits are powered by a DC to DC buck converter.
  • The final product is a 4-layer board.
  • The stackup is:
  • Signals
  • Ground
  • Power
  • Signals
  • The board is one sided (every component is placed at the top layer).
  • All the traces are nicely routed on top with about 10 percent of them are at the bottom.
  • The inner ground layer is consistent across the whole board and it is not interrupted anywhere.
  • Every trace or pad that needs ground goes through a via to this layer.
  • The same happens with the power planes.
  • This is to minimise impedance.
  • The size of the board is 130mmx90mm.
  • The final step is whether I need to fill the empty space of the rest of the board (top and bottom) with coper ground pour (that will stitched to ground) or not.
  • I read that it is usually not needed in multilayer boards. However it is mostly useful to help manufacturers as it reduces etching time, less chemical waste, easier to manufacture etc.
  • Also, it reduces the twisting which is more useful in large PCBs although I'm not sure if my board is considered large. probably not.
  • Personally I'd like to leave it as it is without any ground pour on the outer layers but I'm concerned about manufacturability.
  • On the other hand if I try to fill the board will ground pour I'll have to stich it with vias that will probably need careful consideration on the placement.
  • What do we do in those cases?
  • Would it be better to have some lands of copper that is stitched well to the ground but not connected to any components pads?
  • Regarding the grounding of the bypass capacitors:
  • I'm posting a screenshot of how these capacitors are connected to the ground plane.
  • ![Image 1](https://electrical.codidact.com/uploads/0qda71hkijfab7dp1yo84dkm0zgy)
  • ![Image 2](https://electrical.codidact.com/uploads/zz0u4nlg2l5qmsmtne7odgmp3sfr) ![Image 3](https://electrical.codidact.com/uploads/g7fdhuulywv0sksednm4bbhkbg3w)
  • I'm designing a board that contains a cortex-M4 mcu working at 120MHz, and an ethernet bus with a wiznet chip that communicates with SPI.
  • The ethernet chip gives me a phy output that goes directly to a connector with internal magnetics.
  • All circuits are powered by a DC to DC buck converter.
  • The final product is a 4-layer board.
  • The stackup is:
  • Signals
  • Ground
  • Power
  • Signals
  • The board is one sided (every component is placed at the top layer).
  • All the traces are nicely routed on top with about 10 percent of them are at the bottom.
  • The inner ground layer is consistent across the whole board and it is not interrupted anywhere.
  • Every trace or pad that needs ground goes through a via to this layer.
  • The same happens with the power planes.
  • This is to minimise impedance.
  • The size of the board is 130mmx90mm.
  • The final step is whether I need to fill the empty space of the rest of the board (top and bottom) with coper ground pour (that will stitched to ground) or not.
  • I read that it is usually not needed in multilayer boards. However it is mostly useful to help manufacturers as it reduces etching time, less chemical waste, easier to manufacture etc.
  • Also, it reduces the twisting which is more useful in large PCBs although I'm not sure if my board is considered large. probably not.
  • Personally I'd like to leave it as it is without any ground pour on the outer layers but I'm concerned about manufacturability.
  • On the other hand if I try to fill the board will ground pour I'll have to stich it with vias that will probably need careful consideration on the placement.
  • What do we do in those cases?
  • Would it be better to have some lands of copper that is stitched well to the ground but not connected to any components pads?
  • Regarding the grounding of the bypass capacitors:
  • I'm posting a screenshot of how these capacitors are connected to the ground plane.
  • ![Image 1](https://electrical.codidact.com/uploads/0qda71hkijfab7dp1yo84dkm0zgy)
  • ![Image 2](https://electrical.codidact.com/uploads/zz0u4nlg2l5qmsmtne7odgmp3sfr) ![Image 3](https://electrical.codidact.com/uploads/g7fdhuulywv0sksednm4bbhkbg3w)
  • ![Image 4](https://electrical.codidact.com/uploads/7zk0cd3fcdyiz5gut5ylrtqdshet)
#4: Post edited by user avatar DeadMouse‭ · 2023-06-29T18:05:08Z (over 1 year ago)
  • I'm designing a board that contains a cortex-M4 mcu working at 120MHz, and an ethernet bus with a wiznet chip that communicates with SPI.
  • The ethernet chip gives me a phy output that goes directly to a connector with internal magnetics.
  • All circuits are powered by a DC to DC buck converter.
  • The final product is a 4-layer board.
  • The stackup is:
  • Signals
  • Ground
  • Power
  • Signals
  • The board is one sided (every component is placed at the top layer).
  • All the traces are nicely routed on top with about 10 percent of them are at the bottom.
  • The inner ground layer is consistent across the whole board and it is not interrupted anywhere.
  • Every trace or pad that needs ground goes through a via to this layer.
  • The same happens with the power planes.
  • This is to minimise impedance.
  • The size of the board is 130mmx90mm.
  • The final step is whether I need to fill the empty space of the rest of the board (top and bottom) with coper ground pour (that will stitched to ground) or not.
  • I read that it is usually not needed in multilayer boards. However it is mostly useful to help manufacturers as it reduces etching time, less chemical waste, easier to manufacture etc.
  • Also, it reduces the twisting which is more useful in large PCBs although I'm not sure if my board is considered large. probably not.
  • Personally I'd like to leave it as it is without any ground pour on the outer layers but I'm concerned about manufacturability.
  • On the other hand if I try to fill the board will ground pour I'll have to stich it with vias that will probably need careful consideration on the placement.
  • What do we do in those cases?
  • Would it be better to have some lands of copper that is stitched well to the ground but not connected to any components pads?
  • I'm designing a board that contains a cortex-M4 mcu working at 120MHz, and an ethernet bus with a wiznet chip that communicates with SPI.
  • The ethernet chip gives me a phy output that goes directly to a connector with internal magnetics.
  • All circuits are powered by a DC to DC buck converter.
  • The final product is a 4-layer board.
  • The stackup is:
  • Signals
  • Ground
  • Power
  • Signals
  • The board is one sided (every component is placed at the top layer).
  • All the traces are nicely routed on top with about 10 percent of them are at the bottom.
  • The inner ground layer is consistent across the whole board and it is not interrupted anywhere.
  • Every trace or pad that needs ground goes through a via to this layer.
  • The same happens with the power planes.
  • This is to minimise impedance.
  • The size of the board is 130mmx90mm.
  • The final step is whether I need to fill the empty space of the rest of the board (top and bottom) with coper ground pour (that will stitched to ground) or not.
  • I read that it is usually not needed in multilayer boards. However it is mostly useful to help manufacturers as it reduces etching time, less chemical waste, easier to manufacture etc.
  • Also, it reduces the twisting which is more useful in large PCBs although I'm not sure if my board is considered large. probably not.
  • Personally I'd like to leave it as it is without any ground pour on the outer layers but I'm concerned about manufacturability.
  • On the other hand if I try to fill the board will ground pour I'll have to stich it with vias that will probably need careful consideration on the placement.
  • What do we do in those cases?
  • Would it be better to have some lands of copper that is stitched well to the ground but not connected to any components pads?
  • Regarding the grounding of the bypass capacitors:
  • I'm posting a screenshot of how these capacitors are connected to the ground plane.
  • ![Image 1](https://electrical.codidact.com/uploads/0qda71hkijfab7dp1yo84dkm0zgy)
  • ![Image 2](https://electrical.codidact.com/uploads/zz0u4nlg2l5qmsmtne7odgmp3sfr) ![Image 3](https://electrical.codidact.com/uploads/g7fdhuulywv0sksednm4bbhkbg3w)
#3: Post edited by user avatar DeadMouse‭ · 2023-06-28T21:40:58Z (over 1 year ago)
  • I'm designing a board that contains a cortex-M4 mcu working at 120MHz, and an ethernet bus with a wiznet chip that communicates with SPI.
  • The ethernet chip gives me a phy output that goes directly to a connector with internal magnetics.
  • All circuits are powered by a DC to DC buck converter.
  • The final product is a 4-layer board.
  • The stackup is:
  • Signals
  • Ground
  • Power
  • Signals
  • The board is one sided (every component is placed at the top layer).
  • All the traces are nicely routed on top with about 10 percent of them are at the bottom.
  • The inner ground layer is consistent across the whole board and it is not interrupted anywhere.
  • Every trace or pad that needs ground goes through a via to this layer.
  • The same happens with the power planes.
  • This is to minimise impedance.
  • The size of the board is 130mmx90mm.
  • The final step is whether I need to fill the empty space of the rest of the board (top and bottom) with coper ground pour (that will stitched to ground) or not.
  • I read that it is usually not needed in multilayer boards. However it is mostly useful to help manufacturers as it reduces etching time, less chemical waste, easier to manufacture etc.
  • Also, it reduces the twisting which is more useful in large PCBs although I'm not sure if my board is considered large. probably not.
  • Personally I'd like to leave it as it is without any ground pour on the outer layers but I'm concerned about manufacturability.
  • On the other hand if I try to fill the board will ground pour I'll have to stich it with vias that will probably need careful consideration on the placement.
  • What do we do in those cases?
  • Would it be better to have some lands of copper that is stitched well to the ground but not connected to any smd pads?
  • I'm designing a board that contains a cortex-M4 mcu working at 120MHz, and an ethernet bus with a wiznet chip that communicates with SPI.
  • The ethernet chip gives me a phy output that goes directly to a connector with internal magnetics.
  • All circuits are powered by a DC to DC buck converter.
  • The final product is a 4-layer board.
  • The stackup is:
  • Signals
  • Ground
  • Power
  • Signals
  • The board is one sided (every component is placed at the top layer).
  • All the traces are nicely routed on top with about 10 percent of them are at the bottom.
  • The inner ground layer is consistent across the whole board and it is not interrupted anywhere.
  • Every trace or pad that needs ground goes through a via to this layer.
  • The same happens with the power planes.
  • This is to minimise impedance.
  • The size of the board is 130mmx90mm.
  • The final step is whether I need to fill the empty space of the rest of the board (top and bottom) with coper ground pour (that will stitched to ground) or not.
  • I read that it is usually not needed in multilayer boards. However it is mostly useful to help manufacturers as it reduces etching time, less chemical waste, easier to manufacture etc.
  • Also, it reduces the twisting which is more useful in large PCBs although I'm not sure if my board is considered large. probably not.
  • Personally I'd like to leave it as it is without any ground pour on the outer layers but I'm concerned about manufacturability.
  • On the other hand if I try to fill the board will ground pour I'll have to stich it with vias that will probably need careful consideration on the placement.
  • What do we do in those cases?
  • Would it be better to have some lands of copper that is stitched well to the ground but not connected to any components pads?
#2: Post edited by user avatar DeadMouse‭ · 2023-06-28T21:18:50Z (over 1 year ago)
  • I'm designing a board that contains a cortex-M4 mcu working at 120MHz, and an ethernet bus with a wiznet chip that communicates with SPI.
  • The ethernet chip gives me a phy output that goes directly to a connector with internal magnetics.
  • All circuits are powered by a DC to DC buck converter.
  • The final product is a 4-layer board.
  • The stackup is:
  • Signals
  • Ground
  • Power
  • Signals
  • The board is one sided (every component is placed at the top layer).
  • All the traces are nicely routed on top with about 10 percent of them are at the bottom.
  • The inner ground layer is consistent across the whole board and it is not interrupted anywhere.
  • Every trace or pad that needs ground goes through a via to this layer.
  • The same happens with the power planes.
  • This is to minimise impedance.
  • The size of the board is 130mmx90mm.
  • The final step is whether I need to fill the empty space of the rest of the board (top and bottom) with coper ground pour (that will stitched to ground) or not.
  • I read that it is usually not needed in multilayer boards. However it is mostly useful to help manufacturers as it reduces etching time, less chemical waste, easier to manufacture etc.
  • Also, it reduces the twisting which is more useful in large PCBs although I'm not sure if my board is considered large. probably not.
  • Personally I'd like to leave it as it is without any ground pour on the outer layers but I'm concerned about manufacturability.
  • On the other hand if I try to fill the board will ground pour I'll have to stich it with vias that will probably need careful consideration on the placement.
  • What do we do in those cases?
  • I'm designing a board that contains a cortex-M4 mcu working at 120MHz, and an ethernet bus with a wiznet chip that communicates with SPI.
  • The ethernet chip gives me a phy output that goes directly to a connector with internal magnetics.
  • All circuits are powered by a DC to DC buck converter.
  • The final product is a 4-layer board.
  • The stackup is:
  • Signals
  • Ground
  • Power
  • Signals
  • The board is one sided (every component is placed at the top layer).
  • All the traces are nicely routed on top with about 10 percent of them are at the bottom.
  • The inner ground layer is consistent across the whole board and it is not interrupted anywhere.
  • Every trace or pad that needs ground goes through a via to this layer.
  • The same happens with the power planes.
  • This is to minimise impedance.
  • The size of the board is 130mmx90mm.
  • The final step is whether I need to fill the empty space of the rest of the board (top and bottom) with coper ground pour (that will stitched to ground) or not.
  • I read that it is usually not needed in multilayer boards. However it is mostly useful to help manufacturers as it reduces etching time, less chemical waste, easier to manufacture etc.
  • Also, it reduces the twisting which is more useful in large PCBs although I'm not sure if my board is considered large. probably not.
  • Personally I'd like to leave it as it is without any ground pour on the outer layers but I'm concerned about manufacturability.
  • On the other hand if I try to fill the board will ground pour I'll have to stich it with vias that will probably need careful consideration on the placement.
  • What do we do in those cases?
  • Would it be better to have some lands of copper that is stitched well to the ground but not connected to any smd pads?
#1: Initial revision by user avatar DeadMouse‭ · 2023-06-28T15:40:18Z (over 1 year ago)
Ground pour on outer layers on 4-layer PCB 
I'm designing a board that contains a cortex-M4 mcu working at 120MHz, and an ethernet bus with a wiznet chip that communicates with SPI.  

The ethernet chip gives me a phy output that goes directly to a connector with internal magnetics.


All circuits are powered by a DC to DC buck converter.

The final product is a 4-layer board.

The stackup is:  
Signals  
Ground  
Power  
Signals  

The board is one sided (every component is placed at the top layer).

All the traces are nicely routed on top with about 10 percent of them are at the bottom.

The inner ground layer is consistent across the whole board and it is not interrupted anywhere.

Every trace or pad that needs ground goes through a via to this layer.

The same happens with the power planes. 

This is to minimise impedance.

The size of the board is 130mmx90mm.

The final step is whether I need to fill the empty space of the rest of the board (top and bottom) with coper ground pour (that will stitched to ground) or not.

I read that it is usually not needed in multilayer boards. However it is mostly useful to help manufacturers as it reduces etching time, less chemical waste, easier to manufacture etc.

Also, it reduces the twisting which is more useful in large PCBs although I'm not sure if my board is considered large. probably not.

Personally I'd like to leave it as it is without any ground pour on the outer layers but I'm concerned about manufacturability.

On the other hand if I try to fill the board will ground pour I'll have to stich it with vias that will probably need careful consideration on the placement.

What do we do in those cases?