I am using the STM32WBA5MMG module in my design. The reference design is the MB2131 STM32WBA5M M.2 expansion board from ST (schematic), and the external debug connector sheet contains the note:

Specific constraints for SWDIO and SWCLK (must have same length and must be shielded).
[p.5 in the schematic ]

An excerpt of that schematic is attached, showing the STDC14 receiver connector and the SWD signals.

I have two questions:

SWDIO and SWCLK are single‑ended (not a differential pair), so why is explicit length matching between these two signals required on the PCB? Is this just to minimize clock‑to‑data skew at higher SWD clock frequencies, or is there another reason?

The note also says the lines “must be shielded”. Does this simply mean routing SWDIO and SWCLK over a solid ground plane (with a good reference return and maybe some ground stitching vias near the connector), or is a more specific shielding topology implied (e.g., guard traces, ground‑surrounded microstrip, etc.)?

Any guidance on how strictly these constraints need to be followed (for example, acceptable length mismatch on a short board and typical SWD clock speeds) would be appreciated.

posted 8 months ago

CC BY-SA 4.0

8mo ago by Nick Alexeev‭

newbie‭

310 reputation 40 0 45 41