Implementing local ground theory on PCB power distribution [closed]
Closed as unclear by Olin Lathrop†on Feb 21, 2024 at 13:54
This question cannot be answered in its current form, because critical information is missing.
This question was closed; new answers can no longer be added. Users with the reopen privilege may vote to reopen this question if it has been improved or closed incorrectly.
I've tryed to implement a local ground concept told by Olin Latrop here : He have told: (What I've perceived)You should not connect every gnd point instantly to gnd plane, since it can inject HF signals created on gnd pin or decoupling pins directly through via to gnd plane, he suggested avoid it to not making that via an energy radiator into PCB substrate and prevent this diruption to couple into entire board elements.
Case 1:
Ic pins:
Here C1 C2 C18 C19 C5 C6 are placed in path of Vcc and as Olin told the ground left unviad to prevent ground HF contamination. Schmatic:
Vcc------------------Pin_Vcc
| |
---C2 ---C1
--- ---
| |
--- ---
- -
Like the above also for other C's.
Case 2:
Vcc--~~~~------------------Pin_Vcc
R1 | |
---C20 ---C21
--- ---
| |
--- ---
- -
Not related note: The polygon pour is vcc to increase gnd vcc capacitance. I didn't connect that vcc to vcc polygon case my sensation told me to not connect them in layer 1(to layer). Originally the layer 3 is vcc.
Am I right. And is this the best theory(Olin Latrop's theory)?
0 answers
2 comment threads