Communities

Writing
Writing
Codidact Meta
Codidact Meta
The Great Outdoors
The Great Outdoors
Photography & Video
Photography & Video
Scientific Speculation
Scientific Speculation
Cooking
Cooking
Electrical Engineering
Electrical Engineering
Judaism
Judaism
Languages & Linguistics
Languages & Linguistics
Software Development
Software Development
Mathematics
Mathematics
Christianity
Christianity
Code Golf
Code Golf
Music
Music
Physics
Physics
Linux Systems
Linux Systems
Power Users
Power Users
Tabletop RPGs
Tabletop RPGs
Community Proposals
Community Proposals
tag:snake search within a tag
answers:0 unanswered questions
user:xxxx search by author id
score:0.5 posts with 0.5+ score
"snake oil" exact phrase
votes:4 posts with 4+ votes
created:<1w created < 1 week ago
post_type:xxxx type of post
Search help
Notifications
Mark all as read See all your notifications »
Q&A

What is the role of master clock speed on DAC

+1
−0

In protocol I2S we have 3 signal + one none standard master clock(Mentioined by Olin Lathrop): 1.data 2.lrck/fck (frame synchronizer) 3.bck (bit clock) 4.mck/sck (master clock)

Question 1: Why we need master clock? I think simply some devices need clock to work, this master clock can provide clock for them to work.

Question 2: In DAC IC PCM5102a we have specification about relation of master clock (sck) related to sampling frequency (lrck): sck vs lrck But what is the difference between these multiplier? In other word by providing higher or lower frequency clock for DAC what will change, what will happens? And how we can chose any of them? I can't find anything about it on it's datasheet.

Question 3: As you can see on the picture from datasheet appended above, whithout providing sck, it will uses it's own pll to generate clock for itself but according to picture we have two speed supported 128x and 192x. which one will be selected how, again I couldn't find anything on datasheet.

Question 4: Also the datasheet mentioned 1x/2x/4x/8x interpolatino is availible, but there isn't way to setting it, does it relate to MCK?How?

History
Why does this post require attention from curators or moderators?
You might want to add some details to your flag.
Why should this post be closed?

0 comment threads

2 answers

+0
−0
In protocol I2S we have 4 signal: 1.data 2.lrck/fck (frame synchronizer) 3.bck (bit clock) 4.mck/sck (master clock)

Not really. IIS really only has 3 signals: bit data, bit clock, and left/right indication. Take a look at the actual IIS protocol from NXP.

Some implementations do use a "master clock". This is sometimes the l/r signal divided by 256 or somesuch. If used, it tends to be for higher level synchronization.

It looks like your D/A expects plain IIS, and doesn't connect to any master clock if there is one.

History
Why does this post require attention from curators or moderators?
You might want to add some details to your flag.

3 comment threads

more detail (1 comment)
How it doesn't require MCK despite the big table I've appended from datasheet? (1 comment)
Role of MCK required by ADC? (1 comment)
+0
−0

Question 4 solved: The datasheet lacks the information I've copied from PCM5122: Sampling modes and oversampling rates

History
Why does this post require attention from curators or moderators?
You might want to add some details to your flag.

0 comment threads

Sign up to answer this question »